Searched refs:mmSDMA3_GFX_MIDCMD_DATA0 (Results 1 - 2 of 2) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/sdma3/
H A Dsdma3_4_2_2_offset.h266 #define mmSDMA3_GFX_MIDCMD_DATA0 0x00c0 macro
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_10_3_0_offset.h11851 #define mmSDMA3_GFX_MIDCMD_DATA0 macro
[all...]

Completed in 398 milliseconds