Searched refs:mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL (Results 1 - 5 of 5) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_2_0_3_offset.h110 #define mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL 0x2a0a macro
H A Ddpcs_3_0_3_offset.h131 #define mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL 0x2a0a macro
H A Ddpcs_2_0_0_offset.h150 #define mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL 0x2a0a macro
H A Ddpcs_2_1_0_offset.h158 #define mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL 0x2a0a macro
H A Ddpcs_3_0_0_offset.h131 #define mmRDPCSTX1_RDPCSTX_INTERRUPT_CONTROL 0x2a0a macro

Completed in 100 milliseconds