Searched refs:mmMPCC6_MPCC_UPDATE_LOCK_SEL_BASE_IDX (Results 1 - 2 of 2) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_1_0_offset.h5813 #define mmMPCC6_MPCC_UPDATE_LOCK_SEL_BASE_IDX 2 macro
[all...]
H A Ddcn_2_0_0_offset.h6751 #define mmMPCC6_MPCC_UPDATE_LOCK_SEL_BASE_IDX 2 macro
[all...]

Completed in 414 milliseconds