Searched refs:mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX (Results 1 - 5 of 5) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_2_0_3_offset.h99 #define mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX 2 macro
H A Ddpcs_3_0_3_offset.h120 #define mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX 2 macro
H A Ddpcs_2_0_0_offset.h137 #define mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX 2 macro
H A Ddpcs_2_1_0_offset.h145 #define mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX 2 macro
H A Ddpcs_3_0_0_offset.h120 #define mmDPCSTX1_DPCSTX_PLL_UPDATE_ADDR_BASE_IDX 2 macro

Completed in 189 milliseconds