Searched refs:mmCP_HQD_SEMA_CMD (Results 1 - 10 of 10) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h593 #define mmCP_HQD_SEMA_CMD 0x325f macro
H A Dgfx_7_2_d.h606 #define mmCP_HQD_SEMA_CMD 0x325f macro
H A Dgfx_8_0_d.h657 #define mmCP_HQD_SEMA_CMD 0x325f macro
H A Dgfx_8_1_d.h657 #define mmCP_HQD_SEMA_CMD 0x325f macro
/openbsd-current/sys/dev/pci/drm/amd/amdgpu/
H A Dgfx_v7_0.c2956 mqd->cp_hqd_sema_cmd = RREG32(mmCP_HQD_SEMA_CMD);
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_2_1_offset.h3055 #define mmCP_HQD_SEMA_CMD 0x125f macro
H A Dgc_9_1_offset.h3099 #define mmCP_HQD_SEMA_CMD 0x125f macro
H A Dgc_9_0_offset.h2871 #define mmCP_HQD_SEMA_CMD 0x125f macro
H A Dgc_10_3_0_offset.h4988 #define mmCP_HQD_SEMA_CMD 0x1fc3 macro
[all...]
H A Dgc_10_1_0_offset.h5353 #define mmCP_HQD_SEMA_CMD 0x1fc3 macro
[all...]

Completed in 1125 milliseconds