Searched refs:mmCP_HQD_PQ_WPTR_POLL_ADDR_HI (Results 1 - 16 of 16) sorted by relevance
| /openbsd-current/sys/dev/pci/drm/amd/amdgpu/ |
| H A D | amdgpu_amdkfd_gfx_v10_3.c | 255 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI,
|
| H A D | amdgpu_amdkfd_gfx_v10.c | 269 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI,
|
| H A D | amdgpu_amdkfd_gfx_v9.c | 284 WREG32_RLC(SOC15_REG_OFFSET(GC, GET_INST(GC, inst), mmCP_HQD_PQ_WPTR_POLL_ADDR_HI),
|
| H A D | mes_v10_1.c | 783 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI,
|
| H A D | gfx_v9_0.c | 3445 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI,
|
| H A D | gfx_v10_0.c | 6687 WREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI,
|
| /openbsd-current/sys/dev/pci/drm/amd/pm/powerplay/inc/ |
| H A D | polaris10_pwrvirus.h | 1510 { 0x000000b4, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI },
1520 { 0x000000b4, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI },
1530 { 0x000000b4, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI },
1540 { 0x000000b4, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI },
|
| /openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gca/ |
| H A D | gfx_7_0_d.h | 581 #define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI 0x3253 macro
|
| H A D | gfx_7_2_d.h | 594 #define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI 0x3253 macro
|
| H A D | gfx_8_0_d.h | 644 #define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI 0x3253 macro
|
| H A D | gfx_8_1_d.h | 644 #define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI 0x3253 macro
|
| /openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_2_1_offset.h | 3031 #define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI 0x1253 macro
|
| H A D | gc_9_1_offset.h | 3075 #define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI 0x1253 macro
|
| H A D | gc_9_0_offset.h | 2847 #define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI 0x1253 macro
|
| H A D | gc_10_3_0_offset.h | 4964 #define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI 0x1fb7 macro
[all...] |
| H A D | gc_10_1_0_offset.h | 5329 #define mmCP_HQD_PQ_WPTR_POLL_ADDR_HI 0x1fb7 macro
[all...] |
Completed in 872 milliseconds