Searched refs:mmABM1_BL1_PWM_FINAL_DUTY_CYCLE (Results 1 - 5 of 5) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7004 #define mmABM1_BL1_PWM_FINAL_DUTY_CYCLE 0x0ebf macro
H A Ddcn_1_0_offset.h5709 #define mmABM1_BL1_PWM_FINAL_DUTY_CYCLE 0x17fa macro
[all...]
H A Ddcn_3_0_1_offset.h11708 #define mmABM1_BL1_PWM_FINAL_DUTY_CYCLE macro
[all...]
H A Ddcn_3_0_0_offset.h15968 #define mmABM1_BL1_PWM_FINAL_DUTY_CYCLE macro
[all...]
H A Ddcn_3_0_2_offset.h14368 #define mmABM1_BL1_PWM_FINAL_DUTY_CYCLE macro
[all...]

Completed in 1108 milliseconds