Searched refs:ixDIDT_TD_EDC_STALL_PATTERN_3_4 (Results 1 - 8 of 8) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/pm/powerplay/hwmgr/
H A Dvega10_powertune.c407 { ixDIDT_TD_EDC_STALL_PATTERN_3_4, 0xFFFFFFFF, 0, 0x00000000 },
436 { ixDIDT_TD_EDC_STALL_PATTERN_3_4, 0xFFFFFFFF, 0, 0x00000000 },
H A Dsmu7_hwmgr.c126 #define ixDIDT_TD_EDC_STALL_PATTERN_3_4 0x0056 macro
152 ixDIDT_TD_EDC_STALL_PATTERN_3_4,
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_2_1_offset.h7458 #define ixDIDT_TD_EDC_STALL_PATTERN_3_4 0x0056 macro
H A Dgc_9_1_offset.h7417 #define ixDIDT_TD_EDC_STALL_PATTERN_3_4 0x0056 macro
H A Dgc_9_0_offset.h7210 #define ixDIDT_TD_EDC_STALL_PATTERN_3_4 0x0056 macro
H A Dgc_9_4_2_offset.h107 #define ixDIDT_TD_EDC_STALL_PATTERN_3_4 0x0056 macro
H A Dgc_10_3_0_offset.h13557 #define ixDIDT_TD_EDC_STALL_PATTERN_3_4 macro
[all...]
H A Dgc_10_1_0_offset.h11311 #define ixDIDT_TD_EDC_STALL_PATTERN_3_4 macro
[all...]

Completed in 1380 milliseconds