Searched refs:ixDIDT_TD_EDC_STALL_DELAY_1 (Results 1 - 7 of 7) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/pm/powerplay/hwmgr/
H A Dvega10_powertune.c454 { ixDIDT_TD_EDC_STALL_DELAY_1, 0xFFFFFFFF, 0, 0x00000000 },
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_2_1_offset.h7461 #define ixDIDT_TD_EDC_STALL_DELAY_1 0x005a macro
H A Dgc_9_1_offset.h7421 #define ixDIDT_TD_EDC_STALL_DELAY_1 0x005a macro
H A Dgc_9_0_offset.h7214 #define ixDIDT_TD_EDC_STALL_DELAY_1 0x005a macro
H A Dgc_9_4_2_offset.h111 #define ixDIDT_TD_EDC_STALL_DELAY_1 0x005a macro
H A Dgc_10_3_0_offset.h13562 #define ixDIDT_TD_EDC_STALL_DELAY_1 macro
[all...]
H A Dgc_10_1_0_offset.h11316 #define ixDIDT_TD_EDC_STALL_DELAY_1 macro
[all...]

Completed in 1076 milliseconds