Searched refs:cfgPSWUSCFG0_PCIE_PORT_VC_CAP_REG2 (Results 1 - 2 of 2) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/nbio/
H A Dnbio_6_1_offset.h90 #define cfgPSWUSCFG0_PCIE_PORT_VC_CAP_REG2 0x0118 macro
H A Dnbio_7_4_offset.h90 #define cfgPSWUSCFG0_PCIE_PORT_VC_CAP_REG2 0x0118 macro

Completed in 175 milliseconds