Searched refs:cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTL (Results 1 - 4 of 4) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/nbio/
H A Dnbio_6_1_offset.h292 #define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTL 0x025e macro
H A Dnbio_7_4_offset.h353 #define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTL 0x025e macro
H A Dnbio_2_3_offset.h1074 #define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTL 0x025e macro
[all...]
H A Dnbio_4_3_0_offset.h3047 #define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTL 0xfffe1020025e macro
[all...]

Completed in 715 milliseconds