Searched refs:UVD_ENC_PIPE_BUSY__MIF_WR_BSP1_BUSY__SHIFT (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_0_0_sh_mask.h3640 #define UVD_ENC_PIPE_BUSY__MIF_WR_BSP1_BUSY__SHIFT 0x17 macro
H A Dvcn_2_6_0_sh_mask.h3396 #define UVD_ENC_PIPE_BUSY__MIF_WR_BSP1_BUSY__SHIFT 0x17 macro
H A Dvcn_2_5_sh_mask.h1762 #define UVD_ENC_PIPE_BUSY__MIF_WR_BSP1_BUSY__SHIFT 0x17 macro
H A Dvcn_3_0_0_sh_mask.h2449 #define UVD_ENC_PIPE_BUSY__MIF_WR_BSP1_BUSY__SHIFT 0x17 macro
H A Dvcn_4_0_0_sh_mask.h3647 #define UVD_ENC_PIPE_BUSY__MIF_WR_BSP1_BUSY__SHIFT 0x17 macro
H A Dvcn_4_0_3_sh_mask.h3680 #define UVD_ENC_PIPE_BUSY__MIF_WR_BSP1_BUSY__SHIFT 0x17 macro
[all...]

Completed in 897 milliseconds