Searched refs:SMU_SCLK_DPM_STATE_0_CNTL_0 (Results 1 - 3 of 3) sorted by relevance

/openbsd-current/sys/dev/pci/drm/radeon/
H A Dtrinity_dpm.h28 #define TRINITY_SIZEOF_DPM_STATE_TABLE (SMU_SCLK_DPM_STATE_1_CNTL_0 - SMU_SCLK_DPM_STATE_0_CNTL_0)
H A Dtrinityd.h34 #define SMU_SCLK_DPM_STATE_0_CNTL_0 0x1f000 macro
H A Dtrinity_dpm.c552 value = RREG32_SMC(SMU_SCLK_DPM_STATE_0_CNTL_0 + ix);
555 WREG32_SMC(SMU_SCLK_DPM_STATE_0_CNTL_0 + ix, value);
599 value = RREG32_SMC(SMU_SCLK_DPM_STATE_0_CNTL_0 + ix);
602 WREG32_SMC(SMU_SCLK_DPM_STATE_0_CNTL_0 + ix, value);
604 value = RREG32_SMC(SMU_SCLK_DPM_STATE_0_CNTL_0 + ix);
607 WREG32_SMC(SMU_SCLK_DPM_STATE_0_CNTL_0 + ix, value);
695 value = RREG32_SMC(SMU_SCLK_DPM_STATE_0_CNTL_0 + ix);
699 WREG32_SMC(SMU_SCLK_DPM_STATE_0_CNTL_0 + ix, value);

Completed in 118 milliseconds