Searched refs:SDMA3_RLC5_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT (Results 1 - 3 of 3) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/sdma3/
H A Dsdma3_4_2_2_sh_mask.h2397 #define SDMA3_RLC5_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT 0x10 macro
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h10573 #define SDMA3_RLC5_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT macro
[all...]
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_10_3_0_sh_mask.h43886 #define SDMA3_RLC5_RB_CNTL__RPTR_WRITEBACK_TIMER__SHIFT macro
[all...]

Completed in 882 milliseconds