Searched refs:SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL__SHIFT (Results 1 - 5 of 5) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_0_sh_mask.h225 #define SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL__SHIFT 0xa macro
H A Dsdma0_4_1_sh_mask.h222 #define SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL__SHIFT 0xa macro
H A Dsdma0_4_2_2_sh_mask.h225 #define SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL__SHIFT 0xa macro
H A Dsdma0_4_2_sh_mask.h225 #define SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL__SHIFT 0xa macro
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_10_3_0_sh_mask.h37027 #define SDMA0_PUB_REG_TYPE1__SDMA0_F32_CNTL__SHIFT macro
[all...]

Completed in 542 milliseconds