Searched refs:REGS (Results 1 - 17 of 17) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/display/dmub/src/
H A Ddmub_dcn301.c36 #define REGS dmub->regs macro
H A Ddmub_dcn302.c36 #define REGS dmub->regs macro
H A Ddmub_dcn303.c18 #define REGS dmub->regs macro
H A Ddmub_dcn21.c36 #define REGS dmub->regs macro
H A Ddmub_dcn315.c42 #define REGS dmub->regs_dcn31 macro
H A Ddmub_dcn316.c42 #define REGS dmub->regs_dcn31 macro
H A Ddmub_dcn314.c42 #define REGS dmub->regs_dcn31 macro
H A Ddmub_reg.h43 #define REG(reg) (REGS)->offset.reg
45 #define FD(reg_field) (REGS)->shift.reg_field, (REGS)->mask.reg_field
H A Ddmub_dcn30.c37 #define REGS dmub->regs macro
H A Ddmub_dcn20.c37 #define REGS dmub->regs macro
H A Ddmub_dcn32.c37 #define REGS dmub->regs_dcn32 macro
H A Ddmub_dcn31.c36 #define REGS dmub->regs_dcn31 macro
/openbsd-current/gnu/usr.bin/gcc/gcc/config/i370/
H A Di370.h762 #define COUNT_REGS(X, REGS, FAIL) \
764 if (REG_OK_FOR_BASE_P (X)) REGS += 1; \
/openbsd-current/gnu/usr.bin/binutils/opcodes/
H A Dm10300-opc.c213 #define REGS (REGS_SHIFT8+1)
217 #define USP (REGS+1)
755 { "movm", 0xce00, 0xff00, 0, FMT_S1, 0, {MEM(SP), REGS}},
756 { "movm", 0xcf00, 0xff00, 0, FMT_S1, 0, {REGS, MEM(SP)}},
757 { "movm", 0xf8ce00, 0xffff00, 0, FMT_D1, AM33, {MEM(USP), REGS}},
758 { "movm", 0xf8cf00, 0xffff00, 0, FMT_D1, AM33, {REGS, MEM(USP)}},
1009 { "call", 0xcd000000, 0xff000000, 0, FMT_S4, 0, {D16_SHIFT,REGS,IMM8E}},
212 #define REGS macro
/openbsd-current/gnu/usr.bin/binutils-2.17/opcodes/
H A Dm10300-opc.c214 #define REGS (REGS_SHIFT8+1)
218 #define USP (REGS+1)
756 { "movm", 0xce00, 0xff00, 0, FMT_S1, 0, {MEM(SP), REGS}},
757 { "movm", 0xcf00, 0xff00, 0, FMT_S1, 0, {REGS, MEM(SP)}},
758 { "movm", 0xf8ce00, 0xffff00, 0, FMT_D1, AM33, {MEM(USP), REGS}},
759 { "movm", 0xf8cf00, 0xffff00, 0, FMT_D1, AM33, {REGS, MEM(USP)}},
1010 { "call", 0xcd000000, 0xff000000, 0, FMT_S4, 0, {D16_SHIFT,REGS,IMM8E}},
213 #define REGS macro
/openbsd-current/sys/dev/pci/drm/amd/amdgpu/
H A Damdgpu_uvd_v4_2.c635 WREG32_FIELD(UVD_CGC_GATE, REGS, 0);
H A Damdgpu_uvd_v3_1.c211 WREG32_FIELD(UVD_CGC_GATE, REGS, 0);

Completed in 324 milliseconds