/openbsd-current/gnu/usr.bin/gcc/gcc/testsuite/g++.dg/template/ |
H A D | unify1.C | 13 template< int Q1, int Q2 > 14 unit< I1 - Q1, I2 - Q2 > operator / ( const unit< Q1, Q2 >& rhs ) const { 15 return unit< I1 - Q1, I2 - Q2 >();
|
H A D | non-type1.C | 12 template< int Q1, int Q2 > 13 unit< I1 + Q1, I2 + Q2 > operator * ( const unit< Q1, Q2 >& rhs ) const { 14 return unit< I1 + Q1, I2 + Q2 >(); 17 template< int Q1, int Q2 > 18 unit< I1 - Q1, I2 - Q2 > operator / ( const unit< Q1, Q2 >& rhs ) const { 19 return unit< I1 - Q1, I2 - Q2 >();
|
/openbsd-current/gnu/llvm/llvm/lib/Support/ |
H A D | DivisionByConstantInfo.cpp | 35 APInt Q1, R1, Q2, R2; local 38 // initialize Q2 = 2P/abs(D); R2 = rem(2P,abs(D)) 39 APInt::udivrem(SignedMin, AD, Q2, R2); 48 Q2 <<= 1; // update Q2 = 2P/abs(D) 51 ++Q2; 59 Retval.Magic = std::move(Q2); 90 APInt Q1, R1, Q2, R2; local 93 // initialize Q2 = (2P-1)/D; R2 = rem((2P-1),D) 94 APInt::udivrem(SignedMax, D, Q2, R [all...] |
/openbsd-current/gnu/llvm/compiler-rt/lib/xray/ |
H A D | xray_trampoline_AArch64.S | 27 STP Q2, Q3, [SP, #-32]! 51 LDP Q2, Q3, [SP], #32 80 STP Q2, Q3, [SP, #-32]! 103 LDP Q2, Q3, [SP], #32 133 STP Q2, Q3, [SP, #-32]! 154 LDP Q2, Q3, [SP], #32
|
/openbsd-current/lib/libm/src/ld80/ |
H A D | s_expm1l.c | 77 Q2 = -7.207678383830091850230366618190187434796E3L, variable 125 + Q2) * x
|
/openbsd-current/lib/libm/src/ld128/ |
H A D | s_expm1l.c | 76 Q2 = 1.615869009634292424463780387327037251069E8L, variable 148 + Q6) * x + Q5) * x + Q4) * x + Q3) * x + Q2) * x + Q1) * x + Q0;
|
H A D | s_log1pl.c | 90 Q2 = 7.777690340007566932935753241556479363645E5L, variable 238 + Q2) * x
|
/openbsd-current/lib/libm/src/ |
H A D | s_expm1.c | 39 * R1(z) ~ 1.0 + Q1*z + Q2*z**2 + Q3*z**3 + Q4*z**4 + Q5*z**5 41 * Q2 = 3.9682539681370365873E-4, 123 Q2 = 1.58730158725481460165e-03, /* 3F5A01A0 19FE5585 */ variable 183 r1 = one+hxs*(Q1+hxs*(Q2+hxs*(Q3+hxs*(Q4+hxs*Q5))));
|
H A D | s_expm1f.c | 29 Q2 = 1.5873016091e-03, /* 0x3ad00d01 */ variable 86 r1 = one+hxs*(Q1+hxs*(Q2+hxs*(Q3+hxs*(Q4+hxs*Q5))));
|
H A D | b_tgamma.c | 99 #define Q2 -2.07474561943859936441469926649e-01 macro 271 q = Q0 +z*(Q1+z*(Q2+z*(Q3+z*(Q4+z*(Q5+z*(Q6+z*(Q7+z*Q8)))))));
|
/openbsd-current/gnu/llvm/llvm/lib/Target/AArch64/ |
H A D | AArch64CallingConvention.cpp | 35 static const MCPhysReg QRegList[] = {AArch64::Q0, AArch64::Q1, AArch64::Q2,
|
H A D | AArch64PBQPRegAlloc.cpp | 129 case AArch64::Q2:
|
/openbsd-current/gnu/llvm/llvm/lib/Target/ARM/ |
H A D | ARMCallingConv.cpp | 161 static const MCPhysReg QRegList[] = { ARM::Q0, ARM::Q1, ARM::Q2, ARM::Q3 };
|
/openbsd-current/gnu/llvm/llvm/lib/Target/Hexagon/ |
H A D | HexagonRegisterInfo.cpp | 89 Q0, Q1, Q2, Q3, 0
|
/openbsd-current/gnu/usr.bin/perl/t/mro/ |
H A D | basic.t | 264 package Q2; 275 push @Q3::ISA, "Q2";
|
/openbsd-current/gnu/llvm/llvm/lib/Target/Sparc/Disassembler/ |
H A D | SparcDisassembler.cpp | 93 SP::Q2, SP::Q10, ~0U, ~0U,
|
/openbsd-current/gnu/llvm/clang/lib/Sema/ |
H A D | SemaExprCXX.cpp | 6877 Qualifiers Q1, Q2; 6879 Composite2 = Context.getUnqualifiedArrayType(Composite2, Q2); 6886 Q2.getCVRUQualifiers()); 6890 if (Q1.getAddressSpace() == Q2.getAddressSpace()) { 6893 bool MaybeQ1 = Q1.isAddressSpaceSupersetOf(Q2); 6894 bool MaybeQ2 = Q2.isAddressSpaceSupersetOf(Q1); 6899 isPtrSizeAddressSpace(Q2.getAddressSpace())) 6905 : Q2.getAddressSpace()); 6911 if (Q1.getObjCGCAttr() == Q2.getObjCGCAttr()) 6919 if (Q1.getObjCLifetime() == Q2 [all...] |
/openbsd-current/gnu/llvm/llvm/lib/Target/AArch64/MCTargetDesc/ |
H A D | AArch64MCTargetDesc.cpp | 204 {codeview::RegisterId::ARM64_Q2, AArch64::Q2},
|
H A D | AArch64InstPrinter.cpp | 1493 case AArch64::Q1: Reg = AArch64::Q2; break; 1494 case AArch64::Q2: Reg = AArch64::Q3; break;
|
/openbsd-current/gnu/llvm/llvm/lib/Target/ARM/MCTargetDesc/ |
H A D | ARMMCTargetDesc.cpp | 315 {codeview::RegisterId::ARM_NQ2, ARM::Q2},
|
H A D | ARMMCCodeEmitter.cpp | 571 case ARM::Q0: case ARM::Q1: case ARM::Q2: case ARM::Q3:
|
/openbsd-current/gnu/llvm/llvm/lib/Target/VE/Disassembler/ |
H A D | VEDisassembler.cpp | 93 VE::Q0, VE::Q1, VE::Q2, VE::Q3, VE::Q4, VE::Q5, VE::Q6, VE::Q7,
|
/openbsd-current/gnu/llvm/llvm/lib/Target/Hexagon/Disassembler/ |
H A D | HexagonDisassembler.cpp | 662 Hexagon::Q2, Hexagon::Q3};
|
/openbsd-current/gnu/llvm/llvm/lib/Target/Sparc/AsmParser/ |
H A D | SparcAsmParser.cpp | 175 Sparc::Q0, Sparc::Q1, Sparc::Q2, Sparc::Q3,
|
/openbsd-current/gnu/llvm/llvm/lib/Target/VE/AsmParser/ |
H A D | VEAsmParser.cpp | 127 VE::Q0, VE::Q1, VE::Q2, VE::Q3, VE::Q4, VE::Q5, VE::Q6, VE::Q7,
|