Searched refs:PCIE0_BASE__INST2_SEG5 (Results 1 - 4 of 4) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/
H A Dbeige_goby_ip_offset.h999 #define PCIE0_BASE__INST2_SEG5 0 macro
H A Daldebaran_ip_offset.h1169 #define PCIE0_BASE__INST2_SEG5 0 macro
H A Dvangogh_ip_offset.h1199 #define PCIE0_BASE__INST2_SEG5 0 macro
H A Darct_ip_offset.h881 #define PCIE0_BASE__INST2_SEG5 0 macro

Completed in 154 milliseconds