Searched refs:PACKET3_SET_CONTEXT_REG (Results 1 - 21 of 21) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/amdgpu/
H A Dsi_enums.h262 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dvid.h342 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dnvd.h321 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dsoc15d.h290 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dcikd.h460 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dgfx_v6_0.c2024 PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
2038 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
2859 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
2869 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1));
H A Dgfx_v7_0.c2489 PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
2497 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
2508 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
3937 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
3947 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 2));
H A Dgfx_v8_0.c1233 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
1244 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 2));
4172 PACKET3(PACKET3_SET_CONTEXT_REG,
4182 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
H A Dgfx_v11_0.c637 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
650 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1));
3160 PACKET3(PACKET3_SET_CONTEXT_REG,
3172 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 1));
H A Dsid.h1848 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dgfx_v9_0.c1460 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
3061 PACKET3(PACKET3_SET_CONTEXT_REG,
H A Dgfx_v10_0.c4094 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
4107 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1));
5979 PACKET3(PACKET3_SET_CONTEXT_REG,
5991 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 1));
/openbsd-current/sys/dev/pci/drm/radeon/
H A Dnid.h1272 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dsi.c3604 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
4575 case PACKET3_SET_CONTEXT_REG:
4678 case PACKET3_SET_CONTEXT_REG:
5736 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
5746 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 1));
H A Dcikd.h1928 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dsid.h1785 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Devergreen_cs.c2316 case PACKET3_SET_CONTEXT_REG:
2322 DRM_ERROR("bad PACKET3_SET_CONTEXT_REG\n");
3395 case PACKET3_SET_CONTEXT_REG:
H A Devergreend.h1668 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dr600d.h1689 #define PACKET3_SET_CONTEXT_REG 0x69 macro
H A Dr600_cs.c1924 case PACKET3_SET_CONTEXT_REG:
1930 DRM_ERROR("bad PACKET3_SET_CONTEXT_REG\n");
H A Dcik.c4013 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONTEXT_REG, 2));
6721 cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
6731 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, 2));

Completed in 414 milliseconds