Searched refs:NumDispClkLevelsEnabled (Results 1 - 13 of 13) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_smu.h60 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member in struct:__anon261
H A Ddcn314_clk_mgr.c589 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS &&
590 clock_table->NumDispClkLevelsEnabled <= NUM_DPPCLK_DPM_LEVELS) {
591 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled);
592 max_dppclk = find_max_clk_value(clock_table->DppClocks, clock_table->NumDispClkLevelsEnabled);
791 "NumDispClkLevelsEnabled: %d\n"
798 smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled,
809 for (i = 0; i < smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled; i++) {
/openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn315/
H A Ddcn315_smu.h79 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member in struct:__anon265
H A Ddcn315_clk_mgr.c532 bw_params->clk_table.entries[i-1].dispclk_mhz = clock_table->DispClocks[clock_table->NumDispClkLevelsEnabled - 1];
533 bw_params->clk_table.entries[i-1].dppclk_mhz = clock_table->DppClocks[clock_table->NumDispClkLevelsEnabled - 1];
676 "NumDispClkLevelsEnabled: %d\n"
683 smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled,
694 for (i = 0; i < smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled; i++) {
/openbsd-current/sys/dev/pci/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu13_driver_if_v13_0_5.h120 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member in struct:__anon627
H A Dsmu13_driver_if_v13_0_4.h133 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member in struct:__anon618
H A Dsmu11_driver_if_vangogh.h145 uint8_t NumDispClkLevelsEnabled; //applies to both dispclk and dppclk member in struct:__anon506
H A Dsmu13_driver_if_yellow_carp.h132 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member in struct:__anon722
/openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn301/
H A Ddcn301_smu.h116 uint8_t NumDispClkLevelsEnabled; //applies to both dispclk and dppclk member in struct:vg_dpm_clocks
/openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn316/
H A Ddcn316_smu.h87 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member in struct:__anon270
H A Ddcn316_clk_mgr.c508 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS &&
509 clock_table->NumDispClkLevelsEnabled <= NUM_DPPCLK_DPM_LEVELS) {
510 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled);
511 max_dppclk = find_max_clk_value(clock_table->DppClocks, clock_table->NumDispClkLevelsEnabled);
/openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_smu.h141 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member in struct:__anon257
H A Ddcn31_clk_mgr.c585 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS &&
586 clock_table->NumDispClkLevelsEnabled <= NUM_DPPCLK_DPM_LEVELS) {
587 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled);
588 max_dppclk = find_max_clk_value(clock_table->DppClocks, clock_table->NumDispClkLevelsEnabled);
749 "NumDispClkLevelsEnabled: %d\n"
756 smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled,
767 for (i = 0; i < smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled; i++) {

Completed in 194 milliseconds