Searched refs:MP1_BASE__INST0_SEG1 (Results 1 - 15 of 15) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_smu.c39 #define MP1_BASE__INST0_SEG1 0x0243FC00 macro
/openbsd-current/sys/dev/pci/drm/amd/include/
H A Dcyan_skillfish_ip_offset.h462 #define MP1_BASE__INST0_SEG1 0 macro
H A Dnavi10_ip_offset.h520 #define MP1_BASE__INST0_SEG1 0 macro
H A Dvega20_ip_offset.h547 #define MP1_BASE__INST0_SEG1 0 macro
H A Dbeige_goby_ip_offset.h834 #define MP1_BASE__INST0_SEG1 0x00DC0000 macro
H A Ddimgrey_cavefish_ip_offset.h707 #define MP1_BASE__INST0_SEG1 0x00E80000 macro
H A Drenoir_ip_offset.h950 #define MP1_BASE__INST0_SEG1 0x02400400 macro
H A Dnavi12_ip_offset.h700 #define MP1_BASE__INST0_SEG1 0x00E80000 macro
H A Dnavi14_ip_offset.h700 #define MP1_BASE__INST0_SEG1 0x00DC0000 macro
H A Dvega10_ip_offset.h366 #define MP1_BASE__INST0_SEG1 0 macro
H A Dsienna_cichlid_ip_offset.h707 #define MP1_BASE__INST0_SEG1 0x00DC0000 macro
H A Dyellow_carp_offset.h876 #define MP1_BASE__INST0_SEG1 0x0243FC00 macro
H A Daldebaran_ip_offset.h1004 #define MP1_BASE__INST0_SEG1 0x00DC0000 macro
H A Dvangogh_ip_offset.h957 #define MP1_BASE__INST0_SEG1 0x0243FC00 macro
H A Darct_ip_offset.h695 #define MP1_BASE__INST0_SEG1 0x00016200 macro

Completed in 297 milliseconds