Searched refs:MC_REGISTERS_TABLE_6__address_4_s0__SHIFT (Results 1 - 4 of 4) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h1290 #define MC_REGISTERS_TABLE_6__address_4_s0__SHIFT 0x10 macro
H A Dsmu_7_1_0_sh_mask.h3268 #define MC_REGISTERS_TABLE_6__address_4_s0__SHIFT 0x10 macro
H A Dsmu_7_1_2_sh_mask.h3496 #define MC_REGISTERS_TABLE_6__address_4_s0__SHIFT 0x10 macro
H A Dsmu_7_0_1_sh_mask.h3272 #define MC_REGISTERS_TABLE_6__address_4_s0__SHIFT 0x10 macro

Completed in 621 milliseconds