Searched refs:MC_REGISTERS_TABLE_67__data_3_value_1__SHIFT (Results 1 - 4 of 4) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h1434 #define MC_REGISTERS_TABLE_67__data_3_value_1__SHIFT 0x0 macro
H A Dsmu_7_1_0_sh_mask.h3412 #define MC_REGISTERS_TABLE_67__data_3_value_1__SHIFT 0x0 macro
H A Dsmu_7_1_2_sh_mask.h3640 #define MC_REGISTERS_TABLE_67__data_3_value_1__SHIFT 0x0 macro
H A Dsmu_7_0_1_sh_mask.h3416 #define MC_REGISTERS_TABLE_67__data_3_value_1__SHIFT 0x0 macro

Completed in 405 milliseconds