Searched refs:MC_REGISTERS_TABLE_2__address_0_s0__SHIFT (Results 1 - 4 of 4) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/smu/
H A Dsmu_7_1_1_sh_mask.h1274 #define MC_REGISTERS_TABLE_2__address_0_s0__SHIFT 0x10 macro
H A Dsmu_7_1_0_sh_mask.h3252 #define MC_REGISTERS_TABLE_2__address_0_s0__SHIFT 0x10 macro
H A Dsmu_7_1_2_sh_mask.h3480 #define MC_REGISTERS_TABLE_2__address_0_s0__SHIFT 0x10 macro
H A Dsmu_7_0_1_sh_mask.h3256 #define MC_REGISTERS_TABLE_2__address_0_s0__SHIFT 0x10 macro

Completed in 495 milliseconds