Searched refs:FrameReg (Results 1 - 25 of 77) sorted by relevance

1234

/openbsd-current/gnu/llvm/llvm/lib/Target/VE/
H A DVERegisterInfo.cpp162 void prepareReplaceFI(MachineInstr &MI, Register &FrameReg, int64_t &Offset,
167 void replaceFI(MachineInstr &MI, Register FrameReg, int64_t Offset,
171 void processSTQ(MachineInstr &MI, Register FrameReg, int64_t Offset,
173 void processLDQ(MachineInstr &MI, Register FrameReg, int64_t Offset,
176 void processSTVM(MachineInstr &MI, Register FrameReg, int64_t Offset,
178 void processLDVM(MachineInstr &MI, Register FrameReg, int64_t Offset,
181 void processSTVM512(MachineInstr &MI, Register FrameReg, int64_t Offset,
183 void processLDVM512(MachineInstr &MI, Register FrameReg, int64_t Offset,
193 void processMI(MachineInstr &MI, Register FrameReg, int64_t Offset,
200 void EliminateFrameIndex::prepareReplaceFI(MachineInstr &MI, Register &FrameReg, argument
226 replaceFI(MachineInstr &MI, Register FrameReg, int64_t Offset, int FIOperandNum) argument
236 processSTQ(MachineInstr &MI, Register FrameReg, int64_t Offset, int FIOperandNum) argument
257 processLDQ(MachineInstr &MI, Register FrameReg, int64_t Offset, int FIOperandNum) argument
277 processSTVM(MachineInstr &MI, Register FrameReg, int64_t Offset, int FIOperandNum) argument
315 processLDVM(MachineInstr &MI, Register FrameReg, int64_t Offset, int FIOperandNum) argument
367 processSTVM512(MachineInstr &MI, Register FrameReg, int64_t Offset, int FIOperandNum) argument
413 processLDVM512(MachineInstr &MI, Register FrameReg, int64_t Offset, int FIOperandNum) argument
456 processMI(MachineInstr &MI, Register FrameReg, int64_t Offset, int FIOperandNum) argument
499 Register FrameReg; local
[all...]
/openbsd-current/gnu/llvm/llvm/lib/Target/Mips/
H A DMips16RegisterInfo.cpp97 Register FrameReg; local
100 FrameReg = Mips::SP;
104 FrameReg = Mips::S0;
108 FrameReg = MI.getOperand(OpNo+2).getReg();
110 FrameReg = Mips::SP;
131 !Mips16InstrInfo::validImmediate(MI.getOpcode(), FrameReg, Offset)) {
137 FrameReg = TII.loadImmediate(FrameReg, Offset, MBB, II, DL, NewImm);
141 MI.getOperand(OpNo).ChangeToRegister(FrameReg, false, false, IsKill);
H A DMipsSERegisterInfo.cpp178 unsigned FrameReg; local
182 FrameReg = ABI.GetStackPtr();
185 FrameReg = ABI.GetBasePtr();
187 FrameReg = getFrameRegister(MF);
189 FrameReg = ABI.GetStackPtr();
191 FrameReg = getFrameRegister(MF);
230 .addReg(FrameReg)
233 FrameReg = Reg;
247 BuildMI(MBB, II, DL, TII.get(ABI.GetPtrAdduOp()), Reg).addReg(FrameReg)
250 FrameReg
[all...]
H A DMipsSEFrameLowering.h30 Register &FrameReg) const override;
/openbsd-current/gnu/llvm/llvm/lib/Target/AMDGPU/
H A DR600FrameLowering.cpp20 Register &FrameReg) const {
25 // Fill in FrameReg output argument.
26 FrameReg = RI->getFrameRegister(MF);
H A DR600FrameLowering.h28 Register &FrameReg) const override;
H A DSIFrameLowering.h31 Register &FrameReg) const override;
41 LivePhysRegs &LiveRegs, Register FrameReg,
45 LivePhysRegs &LiveRegs, Register FrameReg,
/openbsd-current/gnu/llvm/llvm/lib/Target/ARM/
H A DThumbRegisterInfo.cpp360 Register FrameReg, int &Offset,
377 emitThumbRegPlusImmediate(MBB, II, dl, DestReg, FrameReg, Offset, TII,
387 unsigned NumBits = (FrameReg == ARM::SP) ? 8 : 5;
400 Register DestReg = FrameReg;
402 // In case FrameReg is a high register, move it to a low reg to ensure it
404 if (ARM::hGPRRegClass.contains(FrameReg) && FrameReg != ARM::SP) {
407 .addReg(FrameReg)
417 if (NewOpc != Opcode && FrameReg != ARM::SP)
477 Register FrameReg;
[all...]
H A DARMFrameLowering.h53 Register &FrameReg) const override;
55 Register &FrameReg, int SPAdj) const;
H A DThumbRegisterInfo.h50 Register FrameReg, int &Offset,
/openbsd-current/gnu/llvm/llvm/lib/Target/NVPTX/
H A DNVPTXFrameLowering.h29 Register &FrameReg) const override;
H A DNVPTXFrameLowering.cpp72 Register &FrameReg) const {
74 FrameReg = NVPTX::VRDepot;
/openbsd-current/gnu/llvm/llvm/lib/Target/BPF/
H A DBPFRegisterInfo.cpp80 Register FrameReg = getFrameRegister(MF);
88 MI.getOperand(i).ChangeToRegister(FrameReg, false);
111 .addReg(FrameReg);
119 MI.getOperand(i).ChangeToRegister(FrameReg, false);
/openbsd-current/gnu/llvm/llvm/lib/Target/LoongArch/
H A DLoongArchRegisterInfo.cpp142 Register FrameReg; local
144 TFI->getFrameIndexReference(MF, FrameIndex, FrameReg) +
154 // Modify Offset and FrameReg appropriately.
159 .addReg(FrameReg)
165 .addReg(FrameReg)
168 FrameReg = ScratchReg;
179 .addReg(FrameReg)
190 .addReg(FrameReg)
200 .ChangeToRegister(FrameReg, false, false, FrameRegIsKill);
H A DLoongArchFrameLowering.h50 Register &FrameReg) const override;
/openbsd-current/gnu/llvm/llvm/lib/Target/Lanai/
H A DLanaiRegisterInfo.cpp153 Register FrameReg = getFrameRegister(MF); local
156 FrameReg = getBaseRegister();
158 FrameReg = Lanai::SP;
194 // Reg = FrameReg OP Reg
199 .addReg(FrameReg)
217 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, /*isDef=*/false);
235 .addReg(FrameReg)
239 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, /*isDef=*/false);
/openbsd-current/gnu/llvm/llvm/lib/Target/ARC/
H A DARCRegisterInfo.cpp40 unsigned FrameReg, int Offset, int StackSize,
46 unsigned BaseReg = FrameReg;
69 << " for FrameReg=" << printReg(FrameReg, TRI)
77 .addReg(FrameReg)
117 .addReg(FrameReg)
190 Register FrameReg = getFrameRegister(MF); local
191 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, false /*isDef*/);
38 replaceFrameIndex(MachineBasicBlock::iterator II, const ARCInstrInfo &TII, unsigned Reg, unsigned FrameReg, int Offset, int StackSize, int ObjSize, RegScavenger *RS, int SPAdj) argument
/openbsd-current/gnu/llvm/llvm/lib/Target/Sparc/
H A DSparcRegisterInfo.cpp176 Register FrameReg; local
178 Offset = TFI->getFrameIndexReference(MF, FrameIndex, FrameReg).getFixed();
190 .addReg(FrameReg).addImm(0).addReg(SrcEvenReg);
191 replaceFI(MF, *StMI, *StMI, dl, 0, Offset, FrameReg);
202 .addReg(FrameReg).addImm(0);
203 replaceFI(MF, *LdMI, *LdMI, dl, 1, Offset, FrameReg);
211 replaceFI(MF, II, MI, dl, FIOperandNum, Offset, FrameReg);
H A DSparcFrameLowering.h43 Register &FrameReg) const override;
/openbsd-current/gnu/llvm/llvm/lib/Target/XCore/
H A DXCoreRegisterInfo.cpp63 unsigned Reg, unsigned FrameReg, int Offset ) {
71 .addReg(FrameReg)
78 .addReg(FrameReg)
84 .addReg(FrameReg)
94 unsigned Reg, unsigned FrameReg,
107 .addReg(FrameReg)
114 .addReg(FrameReg)
120 .addReg(FrameReg)
281 Register FrameReg = getFrameRegister(MF); local
285 MI.getOperand(FIOperandNum).ChangeToRegister(FrameReg, fals
61 InsertFPImmInst(MachineBasicBlock::iterator II, const XCoreInstrInfo &TII, unsigned Reg, unsigned FrameReg, int Offset ) argument
92 InsertFPConstInst(MachineBasicBlock::iterator II, const XCoreInstrInfo &TII, unsigned Reg, unsigned FrameReg, int Offset, RegScavenger *RS ) argument
[all...]
/openbsd-current/gnu/llvm/llvm/lib/Target/AArch64/
H A DAArch64FrameLowering.h47 Register &FrameReg) const override;
49 Register &FrameReg, bool PreferFP,
53 bool isSVE, Register &FrameReg,
102 Register &FrameReg,
/openbsd-current/gnu/llvm/llvm/include/llvm/CodeGen/
H A DTargetFrameLowering.h319 /// returned directly, and the base register is returned via FrameReg.
321 Register &FrameReg) const;
325 /// FrameReg. This is generally used for emitting statepoint or EH tables that
331 Register &FrameReg,
334 return getFrameIndexReference(MF, FI, FrameReg);
344 Register FrameReg; local
345 return getFrameIndexReference(MF, FI, FrameReg);
330 getFrameIndexReferencePreferSP(const MachineFunction &MF, int FI, Register &FrameReg, bool IgnoreSPUpdates) const argument
/openbsd-current/gnu/llvm/llvm/lib/CodeGen/
H A DMachineLateInstrsCleanup.cpp147 // and the only reg it may use is FrameReg. Typically this is an immediate
150 Register FrameReg) {
164 } else if (MO.getReg() && MO.getReg() != FrameReg)
198 Register FrameReg = TRI->getFrameRegister(*MF); local
200 // If FrameReg is modified, no previous load-address instructions (using
202 if (MI.modifiesRegister(FrameReg, TRI)) {
208 bool IsCandidate = isCandidate(&MI, DefedReg, FrameReg);
149 isCandidate(const MachineInstr *MI, Register &DefedReg, Register FrameReg) argument
/openbsd-current/gnu/llvm/llvm/lib/Target/CSKY/
H A DCSKYRegisterInfo.cpp252 Register FrameReg; local
254 ->getFrameIndexReference(MF, FrameIndex, FrameReg)
267 // Modify Offset and FrameReg appropriately
272 .addReg(FrameReg);
275 FrameReg = ScratchReg;
283 .ChangeToRegister(FrameReg, false, false, FrameRegIsKill);
287 .ChangeToRegister(FrameReg, false, false, FrameRegIsKill);
/openbsd-current/gnu/llvm/llvm/lib/Target/X86/MCTargetDesc/
H A DX86WinCOFFTargetStreamer.cpp274 unsigned FrameReg = 0; member in struct:__anon3196::FPOStateMachine
322 assert((StackAlign == 0 || FrameReg != 0) &&
326 if (FrameReg) {
327 // CFA is FrameReg + FrameRegOff.
328 FuncOS << CFAVar << ' ' << printFPOReg(MRI, FrameReg) << ' ' << FrameRegOff
423 FSM.FrameReg = Inst.RegOrOffset;
434 if (FSM.FrameReg)

Completed in 507 milliseconds

1234