Searched refs:DispClocks (Results 1 - 13 of 13) sorted by relevance
| /openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn314/ |
| H A D | dcn314_smu.h | 51 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member in struct:__anon261
|
| H A D | dcn314_clk_mgr.c | 591 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled);
653 bw_params->clk_table.entries[i].dispclk_mhz = find_max_clk_value(clock_table->DispClocks, NUM_DISPCLK_DPM_LEVELS);
810 DC_LOG_SMU("smu_dpm_clks.dpm_clks->DispClocks[%d] = %d\n",
811 i, smu_dpm_clks.dpm_clks->DispClocks[i]);
|
| /openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn315/ |
| H A D | dcn315_smu.h | 71 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member in struct:__anon265
|
| H A D | dcn315_clk_mgr.c | 516 bw_params->clk_table.entries[i].dispclk_mhz = clock_table->DispClocks[i];
532 bw_params->clk_table.entries[i-1].dispclk_mhz = clock_table->DispClocks[clock_table->NumDispClkLevelsEnabled - 1];
695 DC_LOG_SMU("smu_dpm_clks.dpm_clks->DispClocks[%d] = %d\n",
696 i, smu_dpm_clks.dpm_clks->DispClocks[i]);
|
| /openbsd-current/sys/dev/pci/drm/amd/pm/swsmu/inc/pmfw_if/ |
| H A D | smu13_driver_if_v13_0_5.h | 112 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member in struct:__anon627
|
| H A D | smu13_driver_if_v13_0_4.h | 124 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member in struct:__anon618
|
| H A D | smu11_driver_if_vangogh.h | 129 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member in struct:__anon506
|
| H A D | smu13_driver_if_yellow_carp.h | 123 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member in struct:__anon722
|
| /openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn301/ |
| H A D | dcn301_smu.h | 100 uint32_t DispClocks[VG_NUM_DISPCLK_DPM_LEVELS]; member in struct:vg_dpm_clocks
|
| /openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn316/ |
| H A D | dcn316_smu.h | 79 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member in struct:__anon270
|
| H A D | dcn316_clk_mgr.c | 510 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled);
|
| /openbsd-current/sys/dev/pci/drm/amd/display/dc/clk_mgr/dcn31/ |
| H A D | dcn31_smu.h | 132 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS]; member in struct:__anon257
|
| H A D | dcn31_clk_mgr.c | 587 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled);
768 DC_LOG_SMU("smu_dpm_clks.dpm_clks->DispClocks[%d] = %d\n",
769 i, smu_dpm_clks.dpm_clks->DispClocks[i]);
|
Completed in 262 milliseconds