Searched refs:DPLL_ID_SKL_DPLL0 (Results 1 - 5 of 5) sorted by relevance

/openbsd-current/sys/dev/pci/drm/i915/display/
H A Dintel_dpll_mgr.h96 * @DPLL_ID_SKL_DPLL0: SKL and later DPLL0
98 DPLL_ID_SKL_DPLL0 = 0, enumerator in enum:intel_dpll_id
H A Dintel_dpll_mgr.c1838 BIT(DPLL_ID_SKL_DPLL0));
1901 { "DPLL 0", &skl_ddi_dpll0_funcs, DPLL_ID_SKL_DPLL0, INTEL_DPLL_ALWAYS_ON },
2356 { "PORT PLL A", &bxt_ddi_pll_funcs, DPLL_ID_SKL_DPLL0, 0 },
H A Dintel_ddi.c1853 id = DPLL_ID_SKL_DPLL0;
/openbsd-current/sys/dev/pci/drm/i915/gvt/
H A Ddisplay.c382 DPLL_CTRL1_OVERRIDE(DPLL_ID_SKL_DPLL0);
384 DPLL_CTRL1_LINK_RATE(DPLL_CTRL1_LINK_RATE_1620, DPLL_ID_SKL_DPLL0);
387 vgpu_vreg_t(vgpu, DPLL_STATUS) = DPLL_LOCK(DPLL_ID_SKL_DPLL0);
405 DPLL_CTRL2_DDI_CLK_SEL(DPLL_ID_SKL_DPLL0, PORT_B);
431 DPLL_CTRL2_DDI_CLK_SEL(DPLL_ID_SKL_DPLL0, PORT_C);
457 DPLL_CTRL2_DDI_CLK_SEL(DPLL_ID_SKL_DPLL0, PORT_D);
H A Dhandlers.c602 enum intel_dpll_id dpll_id = DPLL_ID_SKL_DPLL0;

Completed in 235 milliseconds