Searched refs:DCN_1_0__SRCID__OTG5_CPU_SS_INT (Results 1 - 1 of 1) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/ivsrcid/dcn/
H A Dirqsrcs_dcn_1_0.h552 #define DCN_1_0__SRCID__OTG5_CPU_SS_INT 0x17 // D5 : OTG Static Screen interrupt OTG5_IHC_CPU_SS_INTERRUPT DISP_INTERRUPT_STATUS_CONTINUE20 Level / Pulse macro

Completed in 592 milliseconds