Searched refs:DCN_1_0__SRCID__DC_D3_VLINE1 (Results 1 - 1 of 1) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/ivsrcid/dcn/
H A Dirqsrcs_dcn_1_0.h817 #define DCN_1_0__SRCID__DC_D3_VLINE1 0x24 // D3 : Vline HUBP2_IHC_VLINE_INTERRUPT DISP_INTERRUPT_STATUS_CONTINUE15 Level / Pulse macro

Completed in 826 milliseconds