Searched refs:CLOCK_PLL_DIV2_SEL (Results 1 - 1 of 1) sorted by relevance
| /openbsd-current/sys/arch/armv7/exynos/ | ||
| H A D | exclock.c | 44 #define CLOCK_PLL_DIV2_SEL 0x0A24 macro 426 uint32_t pll_div2_sel = HREAD4(sc, CLOCK_PLL_DIV2_SEL); |
Completed in 324 milliseconds