Searched refs:reg2 (Results 1 - 25 of 53) sorted by relevance

123

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/s390/lib/
H A Ddiv64.c21 register uint32_t reg2 asm("2");
36 reg2 = 0UL;
40 : "+d" (reg2), "+d" (reg3) : "d" (base) : "cc" );
66 : "+d" (reg2), "+d" (reg3), "=d" (tmp)
69 return reg2;
131 register uint32_t reg2 asm("2");
135 reg2 = 0UL;
139 : "+d" (reg2), "+d" (reg3) : "d" (base) : "cc" );
144 : "+d" (reg2), "+d" (reg3) : "d" (base) : "cc" );
146 return reg2;
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/arm/lib/
H A Dmemcpy.S20 .macro ldr4w ptr reg1 reg2 reg3 reg4 abort
21 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4}
24 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
25 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
36 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
37 stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
44 .macro enter reg1 reg2
45 stmdb sp!, {r0, \reg1, \reg2}
48 .macro exit reg1 reg2
49 ldmfd sp!, {r0, \reg1, \reg2}
[all...]
H A Dcsumpartialcopy.S34 .macro load2b, reg1, reg2
36 ldrb \reg2, [r0], #1
43 .macro load2l, reg1, reg2
45 ldr \reg2, [r0], #4
48 .macro load4l, reg1, reg2, reg3, reg4
49 ldmia r0!, {\reg1, \reg2, \reg3, \reg4}
H A Dcopy_from_user.S43 .macro ldr4w ptr reg1 reg2 reg3 reg4 abort
45 ldr1w \ptr, \reg2, \abort
50 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
51 ldr4w \ptr, \reg1, \reg2, \reg3, \reg4, \abort
66 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
67 stmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
74 .macro enter reg1 reg2
76 stmdb sp!, {r0, r2, r3, \reg1, \reg2}
79 .macro exit reg1 reg2
81 ldmfd sp!, {r0, \reg1, \reg2}
[all...]
H A Dcopy_to_user.S40 .macro ldr4w ptr reg1 reg2 reg3 reg4 abort
41 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4}
44 .macro ldr8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
45 ldmia \ptr!, {\reg1, \reg2, \reg3, \reg4, \reg5, \reg6, \reg7, \reg8}
59 .macro str8w ptr reg1 reg2 reg3 reg4 reg5 reg6 reg7 reg8 abort
61 str1w \ptr, \reg2, \abort
77 .macro enter reg1 reg2
79 stmdb sp!, {r0, r2, r3, \reg1, \reg2}
82 .macro exit reg1 reg2
84 ldmfd sp!, {r0, \reg1, \reg2}
[all...]
H A Dcsumpartialcopyuser.S38 .macro load2b, reg1, reg2
40 9998: ldrbt \reg2, [r0], $1
55 .macro load2l, reg1, reg2
57 9998: ldrt \reg2, [r0], $4
64 .macro load4l, reg1, reg2, reg3, reg4
66 9998: ldrt \reg2, [r0], $4
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/arm26/lib/
H A Dcsumpartialcopy.S32 .macro load2b, reg1, reg2
34 ldrb \reg2, [r0], #1
41 .macro load2l, reg1, reg2
43 ldr \reg2, [r0], #4
46 .macro load4l, reg1, reg2, reg3, reg4
47 ldmia r0!, {\reg1, \reg2, \reg3, \reg4}
H A Dcsumpartialcopyuser.S39 .macro load2b, reg1, reg2
43 9998: ldreqbt \reg2, [r0], #1
44 ldrneb \reg2, [r0], #1
61 .macro load2l, reg1, reg2
63 ldmneia r0!, {\reg1, \reg2}
65 9998: ldreqt \reg2, [r0], #4
72 .macro load4l, reg1, reg2, reg3, reg4
74 ldmneia r0!, {\reg1, \reg2, \reg3, \reg4}
76 9998: ldreqt \reg2, [r0], #4
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/s390/kernel/
H A Dcpcmd.c40 register unsigned long reg2 asm ("2") = (addr_t) cpcmd_buf;
60 : "d" (reg2), "d" (reg3), "d" (rlen) : "cc");
65 register unsigned long reg2 asm ("2") = (addr_t) cpcmd_buf;
76 : "+d" (reg3) : "d" (reg2) : "cc");
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-s390/
H A Dtlbflush.h72 register unsigned long reg2 asm("2");
85 reg2 = reg3 = 0;
89 : : "d" (reg2), "d" (reg3), "d" (reg4), "m" (dummy) : "cc" );
H A Dchecksum.h33 register unsigned long reg2 asm("2") = (unsigned long) buff;
39 : "+d" (sum), "+d" (reg2), "+d" (reg3) : : "cc", "memory");
H A Dpage.h28 register void *reg2 asm ("2") = page;
32 : "+d" (reg2), "+d" (reg3) : "d" (reg1) : "memory", "cc");
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/mtd/nand/
H A Dnand_ecc.c76 uint8_t idx, reg1, reg2, reg3, tmp1, tmp2; local
80 reg1 = reg2 = reg3 = 0;
91 reg2 ^= ~((uint8_t) i);
97 tmp1 |= (reg2 & 0x80) >> 1; /* B7 -> B6 */
99 tmp1 |= (reg2 & 0x40) >> 2; /* B6 -> B4 */
101 tmp1 |= (reg2 & 0x20) >> 3; /* B5 -> B2 */
103 tmp1 |= (reg2 & 0x10) >> 4; /* B4 -> B0 */
106 tmp2 |= (reg2 & 0x08) << 3; /* B3 -> B6 */
108 tmp2 |= (reg2 & 0x04) << 2; /* B2 -> B4 */
110 tmp2 |= (reg2
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/ap/gpl/openssl/crypto/perlasm/
H A Dx86nasm.pl87 my($size,$addr,$reg1,$reg2,$idx)=@_;
93 $reg2=&conv($1);
104 $reg2="$regs{$reg2}" if defined($regs{$reg2});
111 if ($reg2 ne "")
116 $ret.="$reg2$t$reg1$post]";
H A Dx86ms.pl80 local($size,$addr,$reg1,$reg2,$idx)=@_;
87 $reg2=&conv($1);
98 $reg2="$regs{$reg2}" if defined($regs{$reg2});
105 if ($reg2 ne "")
110 $ret.="[$reg2$t$reg1$post]";
H A Dx86unix.pl81 local($addr,$reg1,$reg2,$idx)=@_;
86 $reg2="$regs{$reg2}" if defined($regs{$reg2});
88 if ($reg2 ne "")
91 { $ret.="($reg1,$reg2,$idx)"; }
93 { $ret.="($reg1,$reg2)"; }
117 # local($addr,$reg1,$reg2,$idx)=@_;
123 # $reg2="$regs{$reg2}" i
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/media/dvb/frontends/
H A Dtua6100.c77 u8 reg2[] = { 0x02, 0x00, 0x00 }; local
80 struct i2c_msg msg2 = { .addr = priv->i2c_address, .flags = 0, .buf = reg2, .len = 3 };
105 reg2[1] = (_R >> 8) & 0x03;
106 reg2[2] = _R;
108 reg2[1] |= 0x1c;
110 reg2[1] |= 0x0c;
112 reg2[1] |= 0x1c;
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/m32r/kernel/
H A Dalign.c277 int reg1, reg2; local
280 reg2 = get_reg(regs, REG2(insn));
284 : "+r" (reg1) : "r" (reg2)
294 int reg1, reg2; local
297 reg2 = get_reg(regs, REG2(insn));
303 : "+r" (reg1), "+r" (reg2)
307 regs->acc0l = reg2;
314 int reg1, reg2; local
317 reg2 = get_reg(regs, REG2(insn));
323 : "+r" (reg1), "+r" (reg2)
[all...]
H A Dptrace.c227 unsigned long reg1, reg2; local
229 reg2 = get_stack_long(child, reg_offset[regno2]);
234 return reg1 == reg2;
237 return reg1 != reg2;
239 return reg2 == 0;
241 return reg2 != 0;
243 return (int)reg2 < 0;
245 return (int)reg2 >= 0;
247 return (int)reg2 <= 0;
249 return (int)reg2 >
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/ap/gpl/timemachine/openssl-0.9.8e/crypto/perlasm/
H A Dx86ms.pl91 local($size,$addr,$reg1,$reg2,$idx)=@_;
98 $reg2=&conv($1);
109 $reg2="$regs{$reg2}" if defined($regs{$reg2});
116 if ($reg2 ne "")
121 $ret.="[$reg2$t$reg1$post]";
H A Dx86nasm.pl94 my($size,$addr,$reg1,$reg2,$idx)=@_;
106 $reg2=&conv($1);
117 $reg2="$regs{$reg2}" if defined($regs{$reg2});
124 if ($reg2 ne "")
129 $ret.="$reg2$t$reg1$post]";
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/media/video/
H A Dtda8290.c75 unsigned char reg2[2]; local
108 msg.buf= reg2;
110 reg2[0] = 0x80;
111 reg2[1] = 0;
114 reg2[0] = 0x60;
115 reg2[1] = 0xbf;
118 reg2[0] = 0x30;
119 reg2[1] = tuner_reg[4] + 0x80;
123 reg2[0] = 0x30;
124 reg2[
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/ide/pci/
H A Dhpt34x.c50 u32 reg1= 0, tmp1 = 0, reg2 = 0, tmp2 = 0; local
64 pci_read_config_dword(dev, 0x48, &reg2);
66 tmp2 = ((hi_speed << drive->dn) | (reg2 & ~(0x11 << drive->dn)));
74 drive->dn, reg1, tmp1, reg2, tmp2,
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/sound/pci/ac97/
H A Dak4531_codec.c203 #define AK4531_INPUT_SW(xname, xindex, reg1, reg2, left_shift, right_shift) \
207 .private_value = reg1 | (reg2 << 8) | (left_shift << 16) | (right_shift << 24) }
222 int reg2 = (kcontrol->private_value >> 8) & 0xff; local
228 ucontrol->value.integer.value[1] = (ak4531->regs[reg2] >> left_shift) & 1;
230 ucontrol->value.integer.value[3] = (ak4531->regs[reg2] >> right_shift) & 1;
239 int reg2 = (kcontrol->private_value >> 8) & 0xff; local
247 val2 = ak4531->regs[reg2] & ~((1 << left_shift) | (1 << right_shift));
252 change = val1 != ak4531->regs[reg1] || val2 != ak4531->regs[reg2];
254 ak4531->write(ak4531, reg2, ak4531->regs[reg2]
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/sound/
H A Dsb.h334 #define SB_MIXVAL_INPUT_SW(reg1, reg2, left_shift, right_shift) \
335 ((reg1) | ((reg2) << 8) | ((left_shift) << 16) | ((right_shift) << 24))
356 #define SB16_INPUT_SW(xname, reg1, reg2, left_shift, right_shift) \
359 .private_value = SB_MIXVAL_INPUT_SW(reg1, reg2, left_shift, right_shift) }

Completed in 206 milliseconds

123