Searched refs:SW (Results 1 - 13 of 13) sorted by relevance

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/ia64/kernel/
H A Dentry.h24 #define SW(f) (IA64_SWITCH_STACK_##f##_OFFSET) macro
42 .savesp ar.unat,SW(CALLER_UNAT)+16+(off); \
43 .savesp ar.fpsr,SW(AR_FPSR)+16+(off); \
44 .spillsp f2,SW(F2)+16+(off); .spillsp f3,SW(F3)+16+(off); \
45 .spillsp f4,SW(F4)+16+(off); .spillsp f5,SW(F5)+16+(off); \
46 .spillsp f16,SW(F16)+16+(off); .spillsp f17,SW(F17)+16+(off); \
47 .spillsp f18,SW(F1
[all...]
H A Dentry.S265 adds r14=SW(R4)+16,sp
275 adds r15=SW(R5)+16,sp
279 add r14=SW(R4)+16,sp
281 st8.spill [r14]=r4,SW(R6)-SW(R4) // spill r4 and prefetch offset 0x1c0
289 adds r15=SW(R5)+16,sp
292 st8.spill [r15]=r5,SW(R7)-SW(R5) // spill r5
294 add r2=SW(F2)+16,sp // r2 = &sw->f2
296 st8.spill [r14]=r6,SW(B
[all...]
H A Dmca_asm.S549 add temp1=SW(F2), regs
550 add temp2=SW(F3), regs
585 stf.spill [temp1]=f30,SW(B2)-SW(F30)
586 stf.spill [temp2]=f31,SW(B3)-SW(F31)
595 st8 [temp1]=temp3,SW(AR_LC)-SW(B4) // save b4
707 add temp1=SW(F2), regs
708 add temp2=SW(F
[all...]
H A Dunwind.c2239 unw.sw_off[unw.preg_index[UNW_REG_PRI_UNAT_GR]] = SW(CALLER_UNAT);
2240 unw.sw_off[unw.preg_index[UNW_REG_BSPSTORE]] = SW(AR_BSPSTORE);
2241 unw.sw_off[unw.preg_index[UNW_REG_PFS]] = SW(AR_PFS);
2242 unw.sw_off[unw.preg_index[UNW_REG_RP]] = SW(B0);
2243 unw.sw_off[unw.preg_index[UNW_REG_UNAT]] = SW(CALLER_UNAT);
2244 unw.sw_off[unw.preg_index[UNW_REG_PR]] = SW(PR);
2245 unw.sw_off[unw.preg_index[UNW_REG_LC]] = SW(AR_LC);
2246 unw.sw_off[unw.preg_index[UNW_REG_FPSR]] = SW(AR_FPSR);
2247 for (i = UNW_REG_R4, off = SW(R4); i <= UNW_REG_R7; ++i, off += 8)
2249 for (i = UNW_REG_B1, off = SW(B
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-parisc/
H A Dfloppy.h41 #define SW fd_routine[use_virtual_dma&1] macro
53 #define fd_get_dma_residue() SW._get_dma_residue(FLOPPY_DMA)
54 #define fd_dma_mem_alloc(size) SW._dma_mem_alloc(size)
55 #define fd_dma_setup(addr, size, mode, io) SW._dma_setup(addr, size, mode, io)
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-sh/
H A Dfloppy.h31 #define SW fd_routine[use_virtual_dma&1] macro
43 #define fd_get_dma_residue() SW._get_dma_residue(FLOPPY_DMA)
44 #define fd_dma_mem_alloc(size) SW._dma_mem_alloc(size)
45 #define fd_dma_setup(addr, size, mode, io) SW._dma_setup(addr, size, mode, io)
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/powerpc/kernel/
H A Dalign.c45 #define SW 0x20 /* byte swap */ macro
134 { 4, LD+SW }, /* 10 0 1000: lwbrx */
136 { 4, ST+SW }, /* 10 0 1010: stwbrx */
138 { 2, LD+SW }, /* 10 0 1100: lhbrx */
140 { 2, ST+SW }, /* 10 0 1110: sthbrx */
294 if (swiz == 0 && (flags & SW))
314 bswiz = (flags & SW)? 3: 0;
427 flags ^= SW;
512 if (flags & SW) {
533 switch (flags & ~(U|SW)) {
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-i386/
H A Dfloppy.h30 #define SW fd_routine[use_virtual_dma&1] macro
42 #define fd_get_dma_residue() SW._get_dma_residue(FLOPPY_DMA)
43 #define fd_dma_mem_alloc(size) SW._dma_mem_alloc(size)
44 #define fd_dma_setup(addr, size, mode, io) SW._dma_setup(addr, size, mode, io)
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-x86_64/
H A Dfloppy.h30 #define SW fd_routine[use_virtual_dma&1] macro
42 #define fd_get_dma_residue() SW._get_dma_residue(FLOPPY_DMA)
43 #define fd_dma_mem_alloc(size) SW._dma_mem_alloc(size)
44 #define fd_dma_setup(addr, size, mode, io) SW._dma_setup(addr, size, mode, io)
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/makefiles/
H A DWLAN_Common.mk208 # $(call wlan_die,no SW component request)
211 $(call wlan_info,all SW components requested ("$(WLAN_ComponentsInUse)"))
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/router/hotplug2/
H A Dhotplug2-dnode.c221 GET_BITMAP(SW, sw, 'w', 0);
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/router/hotplug2/linux24_compat/
H A Dgenerate_alias.c815 GET_BITMAP(SW, sw, 'w', 0);
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/input/
H A Dinput.c562 input_seq_print_bitmap(seq, "SW", dev->swbit, SW_MAX);
834 INPUT_DEV_CAP_ATTR(SW, sw);
983 INPUT_ADD_HOTPLUG_BM_VAR("SW=", dev->swbit, SW_MAX);

Completed in 85 milliseconds