Searched refs:REG_OFFSET (Results 1 - 13 of 13) sorted by relevance

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/mips/ddb5xxx/ddb5477/
H A Dkgdb_io.c21 #define REG_OFFSET 8 macro
65 #define OFS_INTR_ENABLE (1*REG_OFFSET)
66 #define OFS_INTR_ID (2*REG_OFFSET)
67 #define OFS_DATA_FORMAT (3*REG_OFFSET)
68 #define OFS_LINE_CONTROL (3*REG_OFFSET)
69 #define OFS_MODEM_CONTROL (4*REG_OFFSET)
70 #define OFS_RS232_OUTPUT (4*REG_OFFSET)
71 #define OFS_LINE_STATUS (5*REG_OFFSET)
72 #define OFS_MODEM_STATUS (6*REG_OFFSET)
73 #define OFS_RS232_INPUT (6*REG_OFFSET)
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/mips/gt64120/momenco_ocelot/
H A Ddbg_io.c43 #define REG_OFFSET 4 macro
49 #define OFS_INTR_ENABLE (1*REG_OFFSET)
50 #define OFS_INTR_ID (2*REG_OFFSET)
51 #define OFS_DATA_FORMAT (3*REG_OFFSET)
52 #define OFS_LINE_CONTROL (3*REG_OFFSET)
53 #define OFS_MODEM_CONTROL (4*REG_OFFSET)
54 #define OFS_RS232_OUTPUT (4*REG_OFFSET)
55 #define OFS_LINE_STATUS (5*REG_OFFSET)
56 #define OFS_MODEM_STATUS (6*REG_OFFSET)
57 #define OFS_RS232_INPUT (6*REG_OFFSET)
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/mips/momentum/ocelot_c/
H A Ddbg_io.c43 #define REG_OFFSET 4 macro
49 #define OFS_INTR_ENABLE (1*REG_OFFSET)
50 #define OFS_INTR_ID (2*REG_OFFSET)
51 #define OFS_DATA_FORMAT (3*REG_OFFSET)
52 #define OFS_LINE_CONTROL (3*REG_OFFSET)
53 #define OFS_MODEM_CONTROL (4*REG_OFFSET)
54 #define OFS_RS232_OUTPUT (4*REG_OFFSET)
55 #define OFS_LINE_STATUS (5*REG_OFFSET)
56 #define OFS_MODEM_STATUS (6*REG_OFFSET)
57 #define OFS_RS232_INPUT (6*REG_OFFSET)
[all...]
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/arm/mach-ixp4xx/
H A Dgtwx5715-setup.c58 #define REG_OFFSET 3 macro
60 #define REG_OFFSET 0 macro
85 .membase = (char *)IXP4XX_UART2_BASE_VIRT + REG_OFFSET,
H A Dcoyote-setup.c56 .membase = (char *)IXP4XX_UART2_BASE_VIRT + REG_OFFSET,
93 (char*)(IXP4XX_UART1_BASE_VIRT + REG_OFFSET);
H A Ddsmg600-setup.c91 .membase = (char *)IXP4XX_UART1_BASE_VIRT + REG_OFFSET,
100 .membase = (char *)IXP4XX_UART2_BASE_VIRT + REG_OFFSET,
H A Dnas100d-setup.c99 .membase = (char *)IXP4XX_UART1_BASE_VIRT + REG_OFFSET,
108 .membase = (char *)IXP4XX_UART2_BASE_VIRT + REG_OFFSET,
H A Dnslu2-setup.c114 .membase = (char *)IXP4XX_UART1_BASE_VIRT + REG_OFFSET,
123 .membase = (char *)IXP4XX_UART2_BASE_VIRT + REG_OFFSET,
H A Davila-setup.c80 .membase = (char *)IXP4XX_UART1_BASE_VIRT + REG_OFFSET,
89 .membase = (char *)IXP4XX_UART2_BASE_VIRT + REG_OFFSET,
H A Dixdp425-setup.c77 .membase = (char *)IXP4XX_UART1_BASE_VIRT + REG_OFFSET,
86 .membase = (char *)IXP4XX_UART2_BASE_VIRT + REG_OFFSET,
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-arm/arch-ixp4xx/
H A Dplatform.h19 #define REG_OFFSET 0 macro
21 #define REG_OFFSET 3 macro
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/arch/ia64/hp/sim/boot/
H A Dfw-emu.c105 #define REG_OFFSET(addr) (0x00000000000000FF & (addr)) macro
210 r9 = inb(0xCFC + ((REG_OFFSET(in1) & 3)));
212 r9 = inw(0xCFC + ((REG_OFFSET(in1) & 2)));
224 outb(in3, 0xCFC + ((REG_OFFSET(in1) & 3)));
226 outw(in3, 0xCFC + ((REG_OFFSET(in1) & 2)));
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/media/video/
H A Dbt856.c71 #define REG_OFFSET 0xDA macro
92 encoder->reg[reg - REG_OFFSET] = value;
106 reg[reg - REG_OFFSET] & ~(1 << bit)) |

Completed in 105 milliseconds