Searched refs:EMAC_MMC_RIRQS (Results 1 - 4 of 4) sorted by relevance

/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf537/
H A DcdefBF537.h101 #define bfin_read_EMAC_MMC_RIRQS() bfin_read32(EMAC_MMC_RIRQS)
102 #define bfin_write_EMAC_MMC_RIRQS(val) bfin_write32(EMAC_MMC_RIRQS,val)
H A DdefBF537.h76 #define EMAC_MMC_RIRQS 0xFFC03084 /* MMC RX Interrupt Status Register */ macro
353 /* EMAC_MMC_RIRQS and EMAC_MMC_RIRQE Masks */
/netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/include/asm-blackfin/mach-bf527/
H A DcdefBF527.h108 #define bfin_read_EMAC_MMC_RIRQS() bfin_read32(EMAC_MMC_RIRQS)
109 #define bfin_write_EMAC_MMC_RIRQS(val) bfin_write32(EMAC_MMC_RIRQS, val)
H A DdefBF527.h75 #define EMAC_MMC_RIRQS 0xFFC03084 /* MMC RX Interrupt Status Register */ macro
368 /* EMAC_MMC_RIRQS and EMAC_MMC_RIRQE Masks */

Completed in 101 milliseconds