Searched refs:SI_ENUM_BASE (Results 1 - 9 of 9) sorted by relevance
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/shared/ |
H A D | sisdram.S | 50 li s2,KSEG1ADDR(SI_ENUM_BASE) # s2 = SI_ENUM_BASE
|
H A D | boot.S | 46 li s2,KSEG1ADDR(SI_ENUM_BASE) # s2 = SI_ENUM_BASE 188 li t0,KSEG1ADDR(SI_ENUM_BASE)
|
H A D | min_osl.c | 87 tmp = R_REG(NULL, (uint32 *)(OSL_UNCACHED(SI_ENUM_BASE + CC_CHIPID)));
|
H A D | sbsdram.S | 161 li t0,KSEG1ADDR(SI_ENUM_BASE) # Is there a chipcommon core? 564 li t0,KSEG1ADDR(SI_ENUM_BASE) # is there a chipcommon core? 742 li t8,KSEG1ADDR(SI_ENUM_BASE) # Get package options 762 li t8,KSEG1ADDR(SI_ENUM_BASE) # Get chipid again
|
H A D | sbutils.c | 544 if ((nsbba & 0xfff00000) != SI_ENUM_BASE) 552 if (sbba == SI_ENUM_BASE) 582 /* scan all SB(s) starting from SI_ENUM_BASE */ 583 sii->numcores = _sb_scan(sii, origsba, regs, 0, SI_ENUM_BASE, 1);
|
H A D | siutils.c | 115 regs = REG_MAP(SI_ENUM_BASE, SI_CORE_SIZE); 175 OSL_PCI_WRITE_CONFIG(sii->osh, PCI_BAR0_WIN, sizeof(uint32), SI_ENUM_BASE); 487 if (!GOODCOREADDR(savewin, SI_ENUM_BASE)) 488 savewin = SI_ENUM_BASE; 489 OSL_PCI_WRITE_CONFIG(sii->osh, PCI_BAR0_WIN, 4, SI_ENUM_BASE); 492 cc = (chipcregs_t *)REG_MAP(SI_ENUM_BASE, SI_CORE_SIZE);
|
H A D | aisdram.S | 179 * s2 = SI_ENUM_BASE 1373 #li s2,PHYS_TO_K1(SI_ENUM_BASE) # s2 = SI_ENUM_BASE
|
/netgear-WNDR4500-V1.0.1.40_1.0.68/src/include/ |
H A D | hndsoc.h | 40 #define SI_ENUM_BASE (sii->pub.si_enum_base) macro 42 #define SI_ENUM_BASE 0x18000000 /* Enumeration space base */ macro 155 /* There are TWO constants on all HND chips: SI_ENUM_BASE above,
|
H A D | sbconfig.h | 35 #define SB_BUS_BASE(b) (SI_ENUM_BASE + (b) * SB_BUS_SIZE)
|
Completed in 70 milliseconds