Searched refs:pll_ctrl_1 (Results 1 - 1 of 1) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/src/shared/
H A Dhndarm_ca9.c48 uint32 pll_ctrl_1; member in struct:ddr_clk
129 if ((control1 == ddr_clock_pll_table[idx].pll_ctrl_1) &&
282 val |= (ddr_clock_pll_table[idx].pll_ctrl_1 & 0x0ff00000);

Completed in 67 milliseconds