Searched refs:clk_rate (Results 1 - 25 of 37) sorted by relevance

12

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/video/
H A Ds3c2410fb.h32 unsigned long clk_rate; member in struct:s3c2410fb_info
H A Dnuc900fb.h42 unsigned long clk_rate; member in struct:nuc900fb_info
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/staging/msm/
H A Dmddi.c96 u32 clk_rate; local
104 clk_rate = mfd->fbi->var.pixclock;
105 clk_rate = min(clk_rate, mfd->panel_info.clk_max);
109 mddi_pdata->mddi_sel_clk(&clk_rate))
112 __func__, clk_rate);
114 if (clk_set_min_rate(mddi_clk, clk_rate) < 0)
132 u32 clk_rate; local
201 clk_rate = mfd->panel_info.clk_max;
204 mddi_pdata->mddi_sel_clk(&clk_rate))
[all...]
H A Dmddi_ext.c92 u32 clk_rate; local
97 clk_rate = mfd->fbi->var.pixclock;
98 clk_rate = min(clk_rate, mfd->panel_info.clk_max);
102 mddi_ext_pdata->mddi_sel_clk(&clk_rate))
105 __func__, clk_rate);
107 if (clk_set_min_rate(mddi_ext_clk, clk_rate) < 0)
126 u32 clk_rate; local
192 clk_rate = mfd->panel_info.clk_max;
195 mddi_ext_pdata->mddi_sel_clk(&clk_rate))
[all...]
H A Dlcdc_external.c35 pinfo.clk_rate = 74250000;
H A Dlcdc_prism.c45 pinfo.clk_rate = 38460000;
H A Dmddi_toshiba_wvga_pt.c51 pinfo.clk_rate = 192000000;
H A Dmddi_toshiba_vga.c105 pinfo.clk_rate = 122880000;
123 pinfo.clk_rate = 122880000;
H A Dmddi_ext_lcd.c57 .panel_info.clk_rate = 122880000,
H A Dmddi_prism.c95 pinfo->clk_rate = 153600000;
H A Dmsm_fb_panel.h105 __u32 clk_rate; member in struct:msm_panel_info
H A Dlcdc_sharp_wvga_pt.c269 pinfo->clk_rate = 24500000;
H A Dmsm_mdp.h231 int (*mddi_sel_clk)(u32 *clk_rate);
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/mips/jz4740/
H A Dtime.c109 uint32_t clk_rate; local
114 clk_rate = jz4740_clock_bdata.ext_rate >> 4;
115 jz4740_jiffies_per_tick = DIV_ROUND_CLOSEST(clk_rate, HZ);
117 clockevent_set_clock(&jz4740_clockevent, clk_rate);
124 clocksource_set_clock(&jz4740_clocksource, clk_rate);
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/mmc/host/
H A Ds3cmci.h31 unsigned long clk_rate; member in struct:s3cmci_host
H A Dmsm_sdcc.h223 unsigned int clk_rate; /* Current clock rate */ member in struct:msmsdcc_host
H A Dmsm_sdcc.c104 (host->clk_rate ? host->clk_rate : msmsdcc_fmin)));
122 (host->clk_rate ? host->clk_rate : msmsdcc_fmin)));
477 clks = (unsigned long long)data->timeout_ns * host->clk_rate;
890 if (ios->clock != host->clk_rate) {
896 host->clk_rate = ios->clock;
1151 host->clk_rate = clk_get_rate(host->clk);
H A Ds3cmci.c1211 host->real_rate = host->clk_rate / (host->clk_div*(mci_psc+1));
1381 if ((val == CPUFREQ_PRECHANGE && newclk > host->clk_rate) ||
1382 (val == CPUFREQ_POSTCHANGE && newclk < host->clk_rate)) {
1385 host->clk_rate = newclk;
1430 seq_printf(seq, "Clock rate = %ld\n", host->clk_rate);
1719 host->clk_rate = clk_get_rate(host->clk);
1728 mmc->f_min = host->clk_rate / (host->clk_div * 256);
1729 mmc->f_max = host->clk_rate / host->clk_div;
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/arm/mach-msm/include/mach/
H A Dmsm_fb.h82 unsigned int clk_rate; member in struct:msm_mddi_platform_data
107 unsigned int clk_rate; /* optional: if the client requires a member in struct:msm_mddi_platform_data::__anon8000
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/staging/dream/include/mach/
H A Dmsm_adsp.h41 int adsp_set_clkrate(struct msm_adsp_module *module, unsigned long clk_rate);
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/spi/
H A Dbcm5301x_spi.c85 unsigned long clk_rate; member in struct:bcm5301x_spi
181 divider = drv_data->clk_rate / speed_hz;
182 if (drv_data->clk_rate % speed_hz) {
284 drv_data->clk_rate = clk_get_rate(clk);
288 BCM5301X_MSG((KERN_INFO"%s: SPI base clock %lu\n", __FUNCTION__, drv_data->clk_rate));
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/staging/dream/qdsp5/
H A Dadsp_driver.c442 unsigned long clk_rate; local
443 if (copy_from_user(&clk_rate, (void *) arg, sizeof(clk_rate)))
445 return adsp_set_clkrate(adev->module, clk_rate);
H A Dadsp_info.c73 .clk_name = clkname, .clk_rate = clkrate, \
H A Dadsp.c954 int adsp_set_clkrate(struct msm_adsp_module *module, unsigned long clk_rate) argument
956 if (module->clk && clk_rate)
957 return clk_set_rate(module->clk, clk_rate);
1113 if (mod->clk && adsp_info.module[i].clk_rate)
1114 clk_set_rate(mod->clk, adsp_info.module[i].clk_rate);
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/mtd/nand/
H A Ds3c2410.c113 * @clk_rate: The clock rate from @clk.
131 unsigned long clk_rate; member in struct:s3c2410_nand_info
221 info->clk_rate = clkrate;
632 if ((val == CPUFREQ_POSTCHANGE && newclk < info->clk_rate) ||
633 (val == CPUFREQ_PRECHANGE && newclk > info->clk_rate)) {

Completed in 224 milliseconds

12