Searched refs:ZS_CLOCK (Results 1 - 5 of 5) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/serial/
H A Dip22zilog.c59 #define ZS_CLOCK 3672000 /* Zilog input clock rate. */ macro
888 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
1113 up[(chip * 2) + 0].port.uartclk = ZS_CLOCK;
1124 up[(chip * 2) + 1].port.uartclk = ZS_CLOCK;
1145 brg = BPS_TO_BRG(9600, ZS_CLOCK / ZS_CLOCK_DIVISOR);
H A Dsunzilog.c66 #define ZS_CLOCK 4915200 /* Zilog input clock rate. */ macro
290 brg = BPS_TO_BRG(new_baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
953 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
1250 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
1297 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
1376 brg = BPS_TO_BRG(baud, ZS_CLOCK / ZS_CLOCK_DIVISOR);
1438 up[0].port.uartclk = ZS_CLOCK;
1455 up[1].port.uartclk = ZS_CLOCK;
H A Dpmac_zilog.h130 #define ZS_CLOCK 3686400 /* Z8530 RTxC input clock rate */ macro
H A Dpmac_zilog.c1061 case ZS_CLOCK/16: /* 230400 */
1066 case ZS_CLOCK/32: /* 115200 */
1074 brg = BPS_TO_BRG(baud, ZS_CLOCK / 16);
1530 uap->port.uartclk = ZS_CLOCK;
1841 uap->port.uartclk = ZS_CLOCK;
H A Dzs.c99 #define ZS_CLOCK 7372800 /* Z85C30 PCLK input clock rate. */ macro
1108 uport->uartclk = ZS_CLOCK;

Completed in 88 milliseconds