Searched refs:TxAvailable (Results 1 - 5 of 5) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/net/
H A D3c515.c206 TxAvailable = 0x0008, RxComplete = 0x0010, RxEarly = 0x0020, enumerator in enum:corkscrew_status
858 (vp->full_bus_master_tx ? DownComplete : TxAvailable) |
862 outw(AckIntr | IntLatch | TxAvailable | RxEarly | IntReq,
864 outw(SetIntrEnb | IntLatch | TxAvailable | RxComplete | StatsFull
1164 if (status & TxAvailable) {
1168 outw(AckIntr | TxAvailable, ioaddr + EL3_CMD);
1227 outw(SetIntrEnb | TxAvailable |
H A D3c509.c79 TxAvailable = 0x0008, RxComplete = 0x0010, RxEarly = 0x0020, enumerator in enum:c509status
843 if (status & TxAvailable) {
847 outw(AckIntr | TxAvailable, ioaddr + EL3_CMD);
1358 outw(AckIntr | IntLatch | TxAvailable | RxEarly | IntReq,
1360 outw(SetIntrEnb | IntLatch|TxAvailable|TxComplete|RxComplete|StatsFull,
H A D3c59x.c458 TxAvailable = 0x0008, RxComplete = 0x0010, RxEarly = 0x0020, enumerator in enum:vortex_status
1707 (vp->full_bus_master_tx ? DownComplete : TxAvailable) |
1710 vp->intr_enable = SetIntrEnb | IntLatch | TxAvailable |
1716 iowrite16(AckIntr | IntLatch | TxAvailable | RxEarly | IntReq,
2262 if (status & TxAvailable) {
2266 iowrite16(AckIntr | TxAvailable, ioaddr + EL3_CMD);
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/net/pcmcia/
H A D3c574_cs.c149 TxAvailable = 0x0008, RxComplete = 0x0010, RxEarly = 0x0020, enumerator in enum:elxl_status
695 outw(AckIntr | IntLatch | TxAvailable | RxEarly | IntReq,
697 outw(SetIntrEnb | IntLatch | TxAvailable | RxComplete | StatsFull
828 if (status & TxAvailable) {
831 outw(AckIntr | TxAvailable, ioaddr + EL3_CMD);
H A D3c589_cs.c98 TxAvailable = 0x0008, enumerator in enum:c509status
496 outw(AckIntr | IntLatch | TxAvailable | RxEarly | IntReq,
498 outw(SetIntrEnb | IntLatch | TxAvailable | RxComplete | StatsFull
645 if (status & TxAvailable) {
648 outw(AckIntr | TxAvailable, ioaddr + EL3_CMD);

Completed in 90 milliseconds