Searched refs:CL_3 (Results 1 - 8 of 8) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/include/asm/
H A Dmem_init.h171 #define SDRAM_CL CL_3
180 #define SDRAM_CL CL_3
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf533/include/mach/
H A DdefBF532.h952 #define CL_3 0x0000000C /* SDRAM CAS latency = 3 cycles */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf518/include/mach/
H A DdefBF51x_base.h1069 #define CL_3 0x0000000C /* SDRAM CAS Latency = 3 cycles */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf527/include/mach/
H A DdefBF52x_base.h1078 #define CL_3 0x0000000C /* SDRAM CAS Latency = 3 cycles */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h1439 #define CL_3 0x0000000C /* SDRAM CAS Latency = 3 cycles */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h1539 #define CL_3 0x0000000C /* SDRAM CAS latency = 3 cycles */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf538/include/mach/
H A DdefBF539.h2169 #define CL_3 0x0000000C /* SDRAM CAS latency = 3 cycles */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h1753 #define CL_3 0x30 /* DDR CAS Latency = 3 cycles */ macro

Completed in 215 milliseconds