Searched refs:CLOCK_CNTL_INDEX (Results 1 - 8 of 8) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/video/aty/
H A Dradeonfb.h446 save = INREG(CLOCK_CNTL_INDEX);
448 OUTREG(CLOCK_CNTL_INDEX, tmp);
450 OUTREG(CLOCK_CNTL_INDEX, save);
458 OUTREG8(CLOCK_CNTL_INDEX, addr & 0x0000003f);
469 OUTREG8(CLOCK_CNTL_INDEX, (index & 0x0000003f) | 0x00000080);
H A Dradeon_accel.c185 clock_cntl_index = INREG(CLOCK_CNTL_INDEX);
238 OUTREG(CLOCK_CNTL_INDEX, clock_cntl_index);
H A Daty128fb.c531 aty_st_8(CLOCK_CNTL_INDEX, pll_index & 0x3F);
539 aty_st_8(CLOCK_CNTL_INDEX, (pll_index & 0x3F) | PLL_WR_EN);
665 clock_cntl_index = aty_ld_le32(CLOCK_CNTL_INDEX);
677 aty_st_le32(CLOCK_CNTL_INDEX, clock_cntl_index);
1287 aty_st_le32(CLOCK_CNTL_INDEX, aty_ld_le32(CLOCK_CNTL_INDEX) | (3 << 8));
H A Dradeon_pm.c1478 OUTREG8(CLOCK_CNTL_INDEX, pllSPLL_CNTL + PLL_WR_EN);
1513 OUTREG8(CLOCK_CNTL_INDEX, pllMPLL_CNTL + PLL_WR_EN);
1634 OUTREG8(CLOCK_CNTL_INDEX, pllHTOTAL_CNTL + PLL_WR_EN);
1652 OUTREG8(CLOCK_CNTL_INDEX, pllSPLL_CNTL + PLL_WR_EN);
1679 OUTREG8(CLOCK_CNTL_INDEX+1, 0);
H A Dradeon_base.c528 ppll_div_sel = INREG8(CLOCK_CNTL_INDEX + 1) & 0x3;
1229 save->clk_cntl_index = INREG(CLOCK_CNTL_INDEX) & ~0x3f;
1249 OUTREGP(CLOCK_CNTL_INDEX,
1267 OUTREGP(CLOCK_CNTL_INDEX,
H A Dradeon_monitor.c659 ppll_div_sel = INREG8(CLOCK_CNTL_INDEX + 1) & 0x3;
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/include/video/
H A Daty128.h12 #define CLOCK_CNTL_INDEX 0x0008 macro
H A Dradeon.h306 #define CLOCK_CNTL_INDEX 0x0008 macro
509 /* CLOCK_CNTL_INDEX bit constants */

Completed in 79 milliseconds