Searched refs:mmUVD_MPC_SET_MUXA0_BASE_IDX (Results 1 - 4 of 4) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_offset.h167 #define mmUVD_MPC_SET_MUXA0_BASE_IDX 1 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h349 #define mmUVD_MPC_SET_MUXA0_BASE_IDX 1 macro
H A Dvcn_2_0_0_offset.h599 #define mmUVD_MPC_SET_MUXA0_BASE_IDX 1 macro
H A Dvcn_2_5_offset.h764 #define mmUVD_MPC_SET_MUXA0_BASE_IDX 1 macro

Completed in 195 milliseconds