Searched refs:mmUVD_LMI_VCPU_CACHE7_64BIT_BAR_HIGH_BASE_IDX (Results 1 - 2 of 2) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_0_0_offset.h857 #define mmUVD_LMI_VCPU_CACHE7_64BIT_BAR_HIGH_BASE_IDX 1 macro
H A Dvcn_2_5_offset.h902 #define mmUVD_LMI_VCPU_CACHE7_64BIT_BAR_HIGH_BASE_IDX 1 macro

Completed in 202 milliseconds