Searched refs:mmUVD_LMI_EJRBC_RB_64BIT_BAR_HIGH_BASE_IDX (Results 1 - 2 of 2) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_0_0_offset.h279 #define mmUVD_LMI_EJRBC_RB_64BIT_BAR_HIGH_BASE_IDX 0 macro
H A Dvcn_2_5_offset.h294 #define mmUVD_LMI_EJRBC_RB_64BIT_BAR_HIGH_BASE_IDX 0 macro

Completed in 203 milliseconds