Searched refs:mmUVD_JRBC_ENC_IB_COND_RD_TIMER (Results 1 - 2 of 2) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_0_0_offset.h190 #define mmUVD_JRBC_ENC_IB_COND_RD_TIMER 0x012e macro
H A Dvcn_2_5_offset.h205 #define mmUVD_JRBC_ENC_IB_COND_RD_TIMER 0x012e macro

Completed in 209 milliseconds