Searched refs:mmUVD_GP_SCRATCH18_BASE_IDX (Results 1 - 3 of 3) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h197 #define mmUVD_GP_SCRATCH18_BASE_IDX 1 macro
H A Dvcn_2_0_0_offset.h895 #define mmUVD_GP_SCRATCH18_BASE_IDX 1 macro
H A Dvcn_2_5_offset.h672 #define mmUVD_GP_SCRATCH18_BASE_IDX 1 macro

Completed in 283 milliseconds