Searched refs:mmUVD_DPG_VCPU_CACHE_OFFSET0 (Results 1 - 4 of 4) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_offset.h48 #define mmUVD_DPG_VCPU_CACHE_OFFSET0 0x00e7 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h78 #define mmUVD_DPG_VCPU_CACHE_OFFSET0 0x00e7 macro
H A Dvcn_2_0_0_offset.h438 #define mmUVD_DPG_VCPU_CACHE_OFFSET0 0x0027 macro
H A Dvcn_2_5_offset.h453 #define mmUVD_DPG_VCPU_CACHE_OFFSET0 0x0027 macro

Completed in 194 milliseconds