Searched refs:mmMMEA1_IO_WR_PRI_QUANT_PRI1 (Results 1 - 4 of 4) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_1_0_offset.h1058 #define mmMMEA1_IO_WR_PRI_QUANT_PRI1 0x0324 macro
H A Dmmhub_9_1_offset.h1058 #define mmMMEA1_IO_WR_PRI_QUANT_PRI1 0x0324 macro
H A Dmmhub_9_3_0_offset.h1062 #define mmMMEA1_IO_WR_PRI_QUANT_PRI1 0x0329 macro
H A Dmmhub_9_4_1_offset.h2150 #define mmMMEA1_IO_WR_PRI_QUANT_PRI1 0x04a9 macro

Completed in 188 milliseconds