Searched refs:mmMMEA1_EDC_CNT (Results 1 - 5 of 5) sorted by relevance
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
H A D | amdgpu_mmhub_v9_4.c | 778 { "MMEA1_DRAMRD_CMDMEM", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT), 782 { "MMEA1_DRAMWR_CMDMEM", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT), 786 { "MMEA1_DRAMWR_DATAMEM", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT), 790 { "MMEA1_RRET_TAGMEM", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT), 794 { "MMEA1_WRET_TAGMEM", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT), 798 { "MMEA1_DRAMRD_PAGEMEM", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT), 802 { "MMEA1_DRAMWR_PAGEMEM", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT), 806 { "MMEA1_IORD_CMDMEM", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT), 810 { "MMEA1_IOWR_CMDMEM", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT), 814 { "MMEA1_IOWR_DATAMEM", SOC15_REG_ENTRY(MMHUB, 0, mmMMEA1_EDC_CNT), [all...] |
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/mmhub/ |
H A D | mmhub_1_0_offset.h | 1102 #define mmMMEA1_EDC_CNT 0x0341 macro
|
H A D | mmhub_9_1_offset.h | 1102 #define mmMMEA1_EDC_CNT 0x0341 macro
|
H A D | mmhub_9_3_0_offset.h | 1106 #define mmMMEA1_EDC_CNT 0x0346 macro
|
H A D | mmhub_9_4_1_offset.h | 2198 #define mmMMEA1_EDC_CNT 0x04c6 macro
|
Completed in 402 milliseconds