Searched refs:mmJPEG_CGC_CTRL (Results 1 - 7 of 7) sorted by relevance

/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_jpeg_v2_5.c262 data = RREG32_SOC15(JPEG, inst, mmJPEG_CGC_CTRL);
270 WREG32_SOC15(JPEG, inst, mmJPEG_CGC_CTRL, data);
280 data = RREG32_SOC15(JPEG, inst, mmJPEG_CGC_CTRL);
285 WREG32_SOC15(JPEG, inst, mmJPEG_CGC_CTRL, data);
H A Damdgpu_jpeg_v2_0.c287 data = RREG32_SOC15(JPEG, 0, mmJPEG_CGC_CTRL);
295 WREG32_SOC15(JPEG, 0, mmJPEG_CGC_CTRL, data);
310 data = RREG32_SOC15(JPEG, 0, mmJPEG_CGC_CTRL);
318 WREG32_SOC15(JPEG, 0, mmJPEG_CGC_CTRL, data);
H A Damdgpu_vcn_v1_0.c449 data = RREG32_SOC15(VCN, 0, mmJPEG_CGC_CTRL);
458 WREG32_SOC15(VCN, 0, mmJPEG_CGC_CTRL, data);
576 data = RREG32_SOC15(VCN, 0, mmJPEG_CGC_CTRL);
583 WREG32_SOC15(VCN, 0, mmJPEG_CGC_CTRL, data);
647 WREG32_SOC15_DPG_MODE(UVD, 0, mmJPEG_CGC_CTRL, reg_data, 0xFFFFFFFF, sram_sel);
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_offset.h156 #define mmJPEG_CGC_CTRL 0x0565 macro
/netbsd-current/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h336 #define mmJPEG_CGC_CTRL 0x0565 macro
H A Dvcn_2_0_0_offset.h352 #define mmJPEG_CGC_CTRL 0x01e1 macro
H A Dvcn_2_5_offset.h367 #define mmJPEG_CGC_CTRL 0x01e1 macro

Completed in 201 milliseconds